A New Nine Level Inverter Topology with Reduced Power Devices

Gottipati Madhuri[1] | Dhavala Pranusha[1] | Kandakatla Vishnu[1]

[1]Assistant Professor, Department of EEE, Vignan Institute of Technology and Science, Hyderabad, Telangana, India.

ABSTRACT

This article introduced the solar-powered pulse converter integrated into a nine-level multi-level inverter. Use 7 switches to provide a nine-level stepped output waveform. The goal of the work is to provide a 9-level waveform with solar converter and enhance. The conventional inverter has multiple resources and 16 switches and greater voltage resources are needed. The proposed inverter required a unmarried solar panel and a reduced wide variety of switches and an included booster converter which increases the enter voltage of the inverter. The proposed inverter became simulated and compared with the r load the usage of the mat laboratory and the experimentally validated prototype version. The proposed inverter may be utilized in a range of n of solar applications.

KEYWORDS: MLI, Reduced Switches, Nine level

I. INTRODUCTION

Multilevel inverters are commonly used in ordinary programs because of the high voltage functionality and offer low composition multilevel with less challenge in device swapping. Opposite to the conventional unmarried bridge inverter, the multi-stage inverter reduces the track due to more than one exchanges. The multilevel inverter produces exclusive voltage degrees by changing the change pool of the inverter. Within the multi-stage inverter as the quantity of voltage stages expands, the sounds emitted in the overall performance waveform decrease reasonably. The simplicity of the h join multilevel inverter has a tendency for use as part of severa programs mentioned in [1]. The function and the great execution of the expected multilevel inverter have been verified by the subsequent effects of a symmetric multilevel inverter with nine levels and an asymmetrical asymmetrical inverter with 17 levels and the consequences of the test of an inverter at nine heights and 17 stages. . Subsequently, the recommended structure causes a decrease in the territory and costs of the plant and presents a direct control strategy represented in [2]. This topology can generate the amount of performance energy by using fewer electronic power devices, such as switches, thyristor family, controller circuitry and DC power sources which cause a reduction in the factory gap and the investor rate with several calculations explained in [3]. The proposed SOP method grants licenses to multilevel investors to work on a normal device by modifying the limited recurrence in the key recurrence assessed without compensating for the twist of the consonants discussed in [4]. This survey considers the completion of the symphonic aggregate base mutilation (THD) or the recurrent distorted partial THD (WTHD) of the ladder-regulated performance voltage of multistage inverters which are explained in [5].

This survey deals with the appropriate equilibrium diagram that has also been proposed for the low-exchange recurrence operation of the

proposed topology. In addition, a 15-level inverter with an incorrect source configuration for controlling load regulation was examined using the proposed regulation scheme mentioned in [6]. The requests for expansion of the control supplies have been added to the number of inhabitants in the high recurrence air conditioning (HFAC Control Transmission Framework (PDS), and taking into account the final objective of building the power limit, investors) The multilevel (MLI) is often completed since the organization of high frequency (HF) sources has acquired a significant improvement which has been discussed in [7]. The multilevel inverter (MLI) has fallen. Each module is made up of H and semi extensions, two separate equivalent DC sources and a two-way auxiliary track. A crutch of connection H and half of the connection are pirated and the incurable comparison is associated with the two finishes of an equivalent divided DC source which are represented in [8] In this survey, the advantage of incorporating them in the control plan of a hilter investor nine-level kilter has been summarized, when looking for current Consonant moderation goals, a point-by-point investigation of your unique non-direct behavior. discussed in [9]. The engagement can be divided into three sections, in particular: for applications associated with the three-stage network, confused PVs may have unequal control provided, which causes an irregular frame current. To clarify this problem, a check that conspires with the payment of the adjustment is also proposed. A three-stage three-stage H-connect inverter was produced using 9 H-connect modules represented in [9]

II. Sinusoidal Pulse Width Modulation

The modulation of the sinusoidal pulse width, as shown in parent . 1. It's miles composed of two indicators, one is a reference signal and every other is a service signal. Via evaluating those alerts, the pwm output voltage may be obtained as shown in parent 1. Right here the reference signal is a sine wave and the carrier sign is a triangular wave as referred to. The figure represents over time with appreciate to the amplitude of the signal. Sinusoidal pulse width modulation is used within the 9-degree multi-level inverter. The resonance of the inverter can be decreased with the pwm-free approach. The pulse width is adjusted with a selected stop intention to reap managed performance voltage and decrease glare

Figure.1 .Sinusoidal pulse Width Modulation

SPWM is the maximum used technique for motor and inverter manipulate applications. To generate the spwm signal, conventionally, the triangular provider wave is compared with the sine wave of the operating frequency expressed in [8]. The pwm approach is used gradually for ac frequency converters in view of a reduced symphonic modern-day and higher performance voltage to beautify the shop. The critical rationale of the whole performance of the pwm method is to bring the desired abundance and repetition of the fundamental, whilst the estimate became analyzed in [9].

III. PV SYSTEM

This multilevel inverter makes use of dc strength from the solar panel. For example, the 10 watt panel has a voltage of 17. 6 to a cutting-edge of 0. Fifty six a respectively. The primary unit of a photovoltaic solar aspect is a sun mobile. Sun cellular agencies are used to create sun modules. Severa solar modules create solar panels and solar panels. The equal circuit of the photovoltaic module is shown in fig. 2


Figure 2 Equivalent circuit of solar panel

The vitality originates from the sun as radiation to the earth, the radiations are a flow and subtle radiation. The subtle radiation again to the floor and ate up by using mists.

IV. PROPOSED SYSTEM

Figure .3 Solar based Nine level Multilevel inverter

9-level inverter. The proposed inverter includes a fundamental h connection inverter together with 3 bidirectional switches and a 4 capacitor capabilities as a voltage cutting device as indicated in determine four. This modified topology uses power based totally at the solar instead of at the dc voltage and which makes use of fewer switches and voltage sources. The proposed inverter may be divided into one-of-a-kind hundreds: r, rl and the enlistment motor. The investor makes use of the transaction as clarified in 9 trade quotes framed with the aid of the sinusoidal pwm system. This could be validated in matlab simulation for a distinct load. The prototype version of an inverter may be regarded using a percent microcontroller custom designed by way of embedded c. The coronary heart rate width of the ic modified

Table.1. Switching states of proposed inverter

VO	S1	S2	S3	S4	S5	S6	S7
Vdc	1	0	0	1	0	0	0
3Vdc/4	0	0	0	1	1	0	0
Vdc/2	0	0	0	1	0	1	0
Vdc/4	0	0	0	1	0	0	1
0	1	0	1	1	0	0	0
0	0	1	0	0	0	0	0
(-)Vdc/4	0	1	0	0	1	0	0
(-)Vdc/2	0	1	0	0	0	1	0
(-)3Vdc/4	0	1	0	0	0	0	1
(-)Vdc	0	1	1	0	0	0	0

The distinctive exchange conditions of the proposed inverter Table 1. The total voltage obtained by activating switches 1 and 4, the voltage of 0.75 Vdc acquired by switches 1 and 5. 0.5 Vdc% of the information voltage obtained by activating the switches 4 and 6. Zero voltage obtained from switch 2 or from switches 1,3 and 4. During that period, several switches are in OFF mode. -0.25 Vdc% of the negative voltage acquired when switches 1 and 5 are turned off. The average negative voltage is obtained by activating switches

2 and 7. The negative voltage of -0.5 Vdc acquired when switches 2 and 8 are turned off. The complete negative voltage is obtained by activating switches 2 and 3. As such, the negative voltage is obtained by rearranging the alternative variations with respect to the positive voltage and the comparison of the negative voltage.

V. RESULTS AND DISCUSSIONS

Simulation of Nine level inverter with R- load
The simulation of PV based boost integrated 9 level inverter with R Load using MATLAB as shown in the figure.5. The output to be measured through scope as indicated in the different colours.


Figure .4. Simulation of PV based Nine Level Inverter with R load

Figure 5.Input voltage of the inverter

Figure 6. The Output voltage of the Nine level Inverter for R LOAD

VI. CONCLUSION

In this document, the nine-level synchronous inverter powered by solar energy is simulated and recreated and confirmed using various loads using the PWM-free technique. The traditional inverter uses 7 switches to distribute nine-level wave contours together with sources in which, as a traditional structure, it uses 16 switches. The proposed inverter calls for a unmarried plate primarily based on daylight and decreases the variety of switches and a integrated elevation converter which will increase the information voltage of the inverter. The proposed inverter became imitated and contrasted and the r, rl, rle stack used matlab. The archetypal version has been showed uncertainly.

REFERENCES

[1] Rodriguez, Jose, Jih-Sheng Lai, and Fang Zheng Peng. 2002 Multilevel inverters: a survey of topologies, controls, and applications *Industrial Electronics, IEEE Transactions* 49.pp.724- 738.

[2] Alex Van den Bossche. Ali Ajami, Mohammad Reza Jannati Oskuee, Ataollah Mokhberdoran 2014 Developed cascaded multilevel inverter topology to minimize the number of circuit devices and voltage stresses of switches *IET Power Electron.,* 2014, Vol. 7, Iss. 2, pp. 459– 466

[3] Ebrahim Babaei, Sara laali, Somayeh 2014 Cascaded Multilevel Inverter With Series Connection of Novel H-Bridge Basic Units *IEEE Transactions on Industrial Electronics* 61, Issue: 12, pp- 6664 - 6671,

[4] Amarendra Edpuganti and Akshay K. Rathore 2015 Optimal Low Switching Frequency Pulse width Modulation of Nine-Level Cascade Inverter *IEEE Transactions on Power Electronics* 30, pp -482 – 495

[5] Junfeng LIU, Jialei WU, Jun ZENG, and Huafang GUO 2015 A Novel Nine-Level Inverter Employing One Voltage Source and Reduced Components as High Frequency AC Power Source (MERCon), *IEEE Xplore*

[6] Sandoval G, Miranda H and Espinosa G 2012 Passivity-based control of an asymmetric ninelevel inverter for harmonic current mitigation IET Power Electron.5 pp. 237–247

[7] Sasan Hashemizadeh-Ashan and Mohammad Monfared 2016 Design and Comparison of Nine-Level Single-phase Inverter with a Pair of Coupled Inductors and Two DC Sources *IET Power Electronics* 9 pp 2271 – 2281

[8] S Usha, C Subramani, A Geetha, 2018, "Performance Analysis of H-bridge and T-Bridge Multilevel Inverters for Harmonics Reduction" *International Journal of Power Electronics and Drive Systems,* 9 (1), pp:231-239.

[9] Jayaprakash Sabarad, and Kulkarni G H 2015 Comparative Analysis of SVPWM and SPWM Techniques for Multilevel Inverter *Power and Advanced Control Engineering (ICPACE), IEEE Xplore* 27 pp- 232-237

[10] K. Dhinesh kumar, C. Subramani, G. Prakash, 2018, 'Kalman Filter Algorithm for Mitigation of Power System Harmonics" *International Journal of Electrical and Computer Engineering,* 8(2), pp:771-779, April 2018

[11] Ramakrishna, B., Srikanth, T., Chaitanya, M.N., Muni, T.V., "Comparative analysis of perturb and observe method and current based method", International Journal of Innovative Technology and Exploring Engineering 8(6), pp. 1012-1016.

[12] Harshith, I., Raj, B.P., Raja Sekhar, G.G., T Vijay Muni, "A novel methodology for single phase transformerless inverter with leakage current elimination for pv systems application", International Journal of Innovative Technology and Exploring Engineering, 8(6), pp. 1017-1021.

[13] Sudharshan Reddy, K., Sai Priyanka, A., Dusarlapudi, K., T Vijay Muni, "Fuzzy logic based iUPQC for grid voltage regulation at critical load bus", International Journal of Innovative Technology and Exploring Engineering, 8(5), pp. 721-725

[14] Swapna Sai, P., Rajasekhar, G.G., T Vijay Muni, Sai Chand, M., "Power quality and custom power improvement using UPQC", International Journal of Engineering and Technology(UAE) 7(2), pp. 41-43.

[15] Vijay Muni, T., Srikanth, K.S., Venkatesh, N., Sumedha, K.L., " A high performance hybrid MPPT control scheme for a grid connected PV system based three level NPCMLI", International Journal of Engineering and Technology(UAE), 7(2), pp. 41-43.